Physical design automation for the new emerging mixed-signal System-on-Package (SOP) technology requires a new kind of floorplanner-it must place both active components such as digital IC, analog ICs, memory modules, MEMS, and optoelectronic modules, and embedded passive components such as capacitors, resistors, and inductors in a multi-layer packaging substrate while considering various signal integrity issues. We propose a new interconnect-centric multi-layer floorplanner named MF-SOP, which is based on a multiple objective stochastic Simulated Annealing method. The contribution of this work is first to formulate this new kind of floorplanning problem and then to develop an effective algorithm that handles various design constraints unique to SOP. The related experiments show that the area reduction of MF-SOP compared to its 2-D counterpart is on the order of O(k) and wirelength reduction is 39% average for k-layer SOP, while satisfying design constraints.
I. Introduction
The next generation electronic packaging technology called System-on-Package (SOP) [1] integrates both active components (such as digital IC, analog ICs, memory modules, MEMS, and opto-electronic modules) and embedded passive components (such as capacitors, resistors, and inductors) all into a single high speed/density multi-layer packaging substrate. SOP is more advanced than PCB, MCM, or SIP (System-in-Package) since MCM handles the integration of digital ICs only and SIP handles digital components and passive elements only. Moreover, the SOP design paradigm facilitates rapid reengineering via reuse libraries. Therefore, SOP promises a high return on investment at a very low risk within shorter time-to-market cycle compared to the System-On-Chip (SOC) paradigm.
A high performance mixed signal system employs a lot of passive components-up to 30 passive components per an IC. For example, Sony Handy Cam DCR-PC7 has 43 ICs and 1329 passive elements. Such passive components continue to take up much circuit board real estate. Therefore, rigorous attempts have been made to replaces them with so-called embedded passive components (EPC), which are small and flat enough to be inserted between package layers. EPCs allow devices to get smaller or designers to fit more functionality in the same space; eliminate the costs currently needed to purchase and solder on discrete devices; allow for more design flexibility; and derive electrical benefits from the different current path that would be traveled. EPCs can also be used for simultaneous switching noise reduction, cross talk reduction, network matching, and signal integrity. The complexity of a radio frequency front-end IC is considerably simpler with high quality passive components. However, EPC placement needs to be done carefully while considering design constraints.
The physical layout resource environment of SOP is multilayer in nature-the top layer is mainly used to accommodate active components, the middle layers are mainly for passive components, and the I/O pins are located at the bottom of the SOP package. Therefore, all layers are used for both placement and routing unlike PCB or MCM. Therefore, the existing design tools for PCB or MCM can not be used directly for the design of SOP. The existing work on multi-layer floorplanning is very few. Authors in [2] solved multi-layer floorplanning for vertically stacked digital systems. However, this work does not address the mixed-signal integration issues existing in SOP technology. Therefore, SOP technology requires a new kind of multi-layer floorplanner. We propose a new interconnect-centric multi-layer floorplanner named MF-SOP, which is based on a multiple objective stochastic Simulated Annealing method. The contribution of this work is first to formulate this new kind of floorplanning problem and then to develop an effective algorithm that handles various design constraints unique to SOP. The related experiments show that the area reduction of MF-SOP compared to its 2-D counterpart is on the order of O(k) and wirelength reduction is 48% average for k-layer SOP, while satisfying design constraints. This paper organization is as follows. The problem formulation is given in Section II. SOP constraints are described in Section III. Experimental results and conclusions are given in Section IV and V, respectively. is the half-perimeter bounding box (HPBB) based estimation of wirelength. We ignore the height (zdimension) of the bounding cube and use only the x and ydimension for the computation of the wirelength of a net. Instead, the z-dimension has a direct impact on via(F). If a net n spans from layer i to layer j, then via(n) = |i -j|. The sum of via(n) for all nets is via(F). The penalty term penalty(F) = 0 when there is no constraint violation in F.
II. Problem Formulation
We observe from related experiments that adding the following components to C(F) results in a more compact multilayer floorplan: total flatten area flat(F) and dimension deviation dev(F). flat(F) is the sum of all floorplans, flat(F) = a(f i ). The minimization of this objective results in a highly compact floorplan for each layer. dev(F) measures how much the upper right corner (URC) of a floorplan deviates from the average URC. We compute the average URC (u x , u y ) by u x = u x (f i )/k, where u x (f i ) denotes the x-coordinate of the URC of a floorplan f i . We compute u y (f i ) using y-coordinates instead. Among many proposed methods to represent 2-dimensional floorplanning, we extend the sequence pair (SP) [4] to represent the multi-layer SOP floorplan solution. Our multi-layer sequence pair is represented by (SP 0 |SP 1 |…|SP k-1 ), where SP i contains the positive and negative sequence for the blocks contained in layer i. For a faster area evaluation for a given multi-layer SP, we use longest common subsequences (LCS) [3] method. A recent effort [5, 6, 7] uses various floorplanning representations to impose design constraints for 2-dimensional constraints.
Authors in [4] propose three types of moves for solution perturbation during Simulated Annealing: M1 (swap two modules in positive sequence), M2 (swap two modules from both positive and negative sequence), and M3 (rotate). We add two moves M4 and M5 to search the solution of multi-layer floorplanning effectively: M4 is similar to M1, except that the two blocks are from positive sequences in different layers. M5 selects a block from layer i and moves it to another layer j. The location in positive and negative sequence from SP j is again randomly chosen.
III. SOP Geometric Constraints

A. SOP Geometric Constraints
We categorize the geometric constraints among active and passive components introduced in Section II into the following 6 types: (i) noise: decoupling capacitors are placed nearby I/Os or active components, (ii) thermal: some active/passive components are placed in certain layers, (iii) power: digital and analog ICs are placed in different voltage islands, (iv) timing: blocks from a critical path are placed closer, (v) interface: I/O blocks are placed near the bottom layer, (vi) cluster: functionally dependant blocks are placed close together.
Most of the active components are required to be placed on the top layer due to heat dissipation requirement. However, some active components that do not generate too much heat can be placed in the middle layers. EPCs can be placed at any layers, but using middle layers is the most beneficial in reducing the overall footprint area of SOP. However, some EPCs are required to be placed on the top layer due to thermal and/or noise issues. Third, some active components need to be placed nearby together or apart from each other due to several reasons including signal/power integrity, performance optimization, etc. Lastly, most EPCs need to be placed closer to the related active components. Handling the layer constraints is straightforward, but the geometric constraints are harder to satisfy. Table 1 describes these 6 geometric constraint types we consider in SOP floorplanning. A prior timing analysis or signal integrity analysis is performed by the user to identify (i) the source of timing, noise, thermal, and power supply problem, and (ii) ways to fix these problems in a form of constraint. Each constraint is then translated into a geometric form so that our multi-level floorplanner attempts to satisfy this geometric constraint. Our strategy is to quantify the amount of violation of the constraints specified, and guide Simulated Annealing-based optimization so that the amount of violation is minimized or completely removed if possible.
Our strategy for effective solution space search during Simulated Annealing is as follows:
1. construction of initial solution: we first assign all blocks under layer constraints to the target layers and fix them during the annealing. For the remaining blocks, we randomly and evenly distribute them into all layers. 2. solution perturbation: we perform more inter-layer moves (M4 and M5 discussed in Section II.A) during high temperature annealing and more intra-layer moves (M1, M2, and M3) during low temperature annealing.
weighting constants in C(F): we focus more on penalty(F)
and via(F) during high temperature annealing and more on area(F) and wire(F) during low temperature annealing.
An example of region constraint is given in Figure 1 
B. Penalty Computation
The penalty computation for constraint violation is summarized in Table 2 . Penalty computation for x-dimension (p x ) is shown only, but other dimensions (p y ) and (p z ) can be computed similarly using y/z-coordinates and height/layer information. The overall penalty p=p x + p y + p z . Note that p z contributes to our via cost and usually carries more weights than p x or p y . The point, layer, and region constraints are intersection-based-these constraints are violated if there is no intersection between the blocks and the region given. The abutment, boundary, and group constraints are distance-based-these constraints are violated if the distance among the blocks is bigger than the given threshold. We specify absolute coordinates for the intersection-based constraints, whereas relative distance information is given in distance-based constraints. Finally, the overall penalty function penalty(F) for a given SOP floorplanning solution F is the sum of the penalty among all constraints given.
In an example shown in Figure 2 Fifth, the boundary constraint b=[{b 6 }|L] is satisfied in F since b 6 is in contact with the left boundary of layer 2. Thus the penalty is zero. Lastly, the group constraint g=[{b 7 ,b 8 }| (5, 5, 5) ] is satisfied in F since the distance between b 7 and b 8 in all three dimension is smaller than the size of the given cube (= rectangle labeled g). Thus the penalty is zero.
IV. Experimental Results
We implemented our algorithm MF-SOP in C++/STL and ran on a Dell Dimension 8800 Linux box. We used GSRC floorplanning benchmark circuits. We report the area, wirelength, inter-layer via, and runtime for 4-layer SOP in all of our experiments. Table  3 shows the comparison among (i) single-layer floorplanning, (ii) 4-layer SOP floorplanning without geometric constraints, and (iii) 4-layer SOP floorplanning with geometric constraints. We randomly select constraints from 6 types for each circuit, and we impose more constraints for bigger circuits. We summarize our observations here:
1. compared to the single layer floorplanning, the final package area for 4-layer floorplanning is reduced by 73% on the average (order of O(k) reduction). This indicates that the floorplan for all 4 layers is highly compact and their shapes are similar. The impact of geometric constraint on final area was not significant-only 2% increase on the average. This shows the effectiveness our MF-SOP in obtaining high quality multi-layer SOP floorplanning solutions in the presence of complex design constraints in SOP. 2. the wirelength reduction for 4-layer floorplanning is 35% on the average compared to the single-layer case. Since the wirelength in z-direction is not considered (this is actually our via cost), the 35% saving mainly comes from the final package area reduction. The impact of geometric constraint on final wirelength was not significant-only 4% average increase. 3. The impact of geometric constraint on via results was not significant-only 4% average increase. In some cases MF-SOP was able to find a solution with smaller wirelength and via. This again shows the effectiveness our MF-SOP in handling complex design constraints in SOP. 4. The runtime has been increased by 9x with 4-layer floorplanning. The runtime slightly increased when MF-SOP considers geometric constraints. There are several factors that contribute to the runtime increase: (i) we need highly compact floorplan for all 4 layers and their shapes need to be similar, (ii) we need to minimize 2-dimensional wirelength and via cost simultaneously. 5. We observe that abutment (a), boundary (b), and group (g) constraints are easier to satisfy than point (p) and region (r) constraints. We note that the distance-based constraints are easier to handle than the intersection-based constraints. This indicates that specifying the absolute location is a stronger constraint than the relative distance. Layer constraint is always satisfied since our initial solution satisfy the layer constraint before Simulated Annealing, and we lock all blocks under layer constraints and do not move.
V. Conclusions
In this paper, we proposed a new multi-layer floorplanner MF-SOP for the new emerging mixed-signal System-on-Package (SOP) technology. MF-SOP places both active components and embedded passive components in a multi-layer SOP substrate. MF-SOP considers various types of geometric constraints in order to address various signal, thermal, and power integrity issues existing in the design of reliable SOP. We assume in this paper that the geometric constraints are specified by the user as an input to our multi-layer SOP floorplanner. Our ongoing research effort attempts to integrate STA (Static Timing Analysis), SIA (Signal Integrity Analysis), and TPA (Thermal and Power Analysis) engines into our floorplanner so that the geometric constraints are also automatically generated. The goal is to develop built-in STA/SIA/TPA that runs fast but with high fidelity so that they will not slow down the optimization process while guiding the optimization.
